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ABSTRACT
We present parallel algorithms to efficiently permute a sorted array into the level-order binary search
tree (BST), level-order B-tree (B-tree), and van Emde Boas (vEB) layouts in-place. We analytically
determine the complexity of our algorithms and empirically measure their performance. Given N
elements and P processors, our fastest algorithms have a parallel runtime of O
(
N
P
)
for the BST
layout, O
((
N
P + logB N
)
logB N
)
for the B-tree layout, and O
(
N
P log logN
)
for the vEB layout
using the CREW Parallel Random Access Machine (PRAM) model. Experimental results indicate
that on both CPU and GPU architectures, the B-tree layout provides the best query performance.
However, when considering the total time to permute the data using our algorithms and to perform
a series of search queries, the vEB layout provides the best performance on the CPU. We show that
given an input of N=500M 64-bit integers, the benefits of query performance (compared to binary
search) outweigh the cost of in-place permutation using our algorithms when performing at least
5M queries (1% of N) and 27M queries (6% of N), on our CPU and GPU platforms, respectively.
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CHAPTER 1
INTRODUCTION
Searching is a fundamental computational problem that arises in many applications. When many
queries are expected to be performed, data is often stored in a data structure that is conducive
for efficient searching. Pointer-based search trees are an example of such a data structure; for
example, a binary search tree (BST) is a binary tree such that for every vertex v, the key stored
at v is greater than all the keys stored in the subtree rooted at v’s left child and smaller than all
the keys stored in the subtree rooted at v’s right child. On modern architectures with a multi-level
memory hierarchy, I/O-efficient variations of search trees, e.g. B-trees, typically outperform BSTs
due to their improved locality of reference.
A drawback of pointer-based search tree data structures is that they take up a constant fac-
tor more space than the data itself, which can be prohibitive in limited-memory environments.
In contrast, if the data is stored in sorted order, efficient search can be performed using binary
search without using any extra space. The advantage of search trees lies in their efficient updates
(insertions and deletions of elements). However, in the case of static data (i.e., data which will not
change in the future), storing data in sorted order and performing binary search seems to be the
preferred approach. For example, Khuong and Morin [23] observe that binary searches on static
sorted arrays account for 10% of the computation time for the AppNexus ad-bidding engine; and
searches on static data arise in various domains such as finance [5], sales [20], advertising [23], and
numerical analysis [8].
Despite its simplicity and optimal Θ(logN) complexity in the classical RAM model, binary
search on a sorted array of size N is not the most efficient approach on modern memory hierarchies.
This is due to the fact that the complexity metric of the RAM model does not capture an algorithm’s
locality of reference, which is key to efficient implementations on modern memory designs. One
way to see the inefficiency of binary search is to view the sorted array as an implicit binary search
tree. In an implicit tree, data is stored in an array and the locations within the array define a
one-to-one mapping to the vertices of the corresponding (pointer-based) tree. In this way, child-
parent relationships of the vertices is determined via index arithmetic. For example, the i-th entry
of a sorted array of size N corresponds to the i-th vertex visited during the in-order traversal of
a complete1 BST on N vertices. Similarly, entries accessed during a binary search for key x in a
sorted array correspond to the keys stored in the vertices on the root-to-leaf path when searching
for x in the corresponding BST. Thus, when performing binary search on a sorted array of size N ,
the i-th vertex visited, for i ∈ {2, ..., blogNc}, is n/2i+1 array locations away from the (i − 1)-th
(previous) vertex visited.
1In a complete binary tree every level, except possibly the last one, is completely filled and all leaves on the last
level are as far left as possible.
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Since queries on B-trees are more cache-efficient than on BSTs, it is not surprising that querying
data stored in an implicit B-tree layout also outperforms binary search both in theory and practice
on modern architectures [7, 23, 25]. Consequently, if many search queries need to be performed,
it may be worth spending extra time to re-arrange the sorted data into a memory layout that will
increase locality of reference of each query.
Given the abundance of available parallelism in modern CPUs and GPUs, in this thesis we
study efficient parallel transformations of a static sorted array into various implicit search tree
layouts (defined in Section 1.1) and the minimum number of queries needed to justify the extra
time to perform such transformations in practice. Moreover, since binary search on already sorted
data does not require any additional space, we are interested in performing these transformations
in-place.
1.1 Memory Layouts of Static Search Trees
We say a layout is a BST layout if it is defined by the breadth-first left-to-right traversal of a
complete binary search tree. Given the index i of a node v in the BST layout, the indices of the
left and right children of v can be computed in O(1) time as 2i+ 1 and 2i+ 2 (using 0-indexing),
respectively.
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Figure 1.1: BST layout for N = 15.
A complete B-tree [4] is a complete multi-way search tree, where each node (except possibly the
last leaf node) contains exactly B elements and every internal node (except possibly the last one)
has exactly B + 1 children. B-trees exhibit improved cache efficiency (compared to a BST) when
employing a B value that coincides with the cache line size of the particular machine. The B-tree
layout is defined by the breadth-first left-to-right traversal of a complete B-tree.
The van Emde Boas (vEB) layout [28] is defined recursively as follows. The vEB layout of
a tree with a single vertex is the vertex itself. Given a complete binary search tree T with N
vertices and height h = blogNc > 0, consider the top subtree T0 of height d(h− 1)/2e containing
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Figure 1.2: B-tree layout for N = 26 and B = 2.
r = 2d(h−1)/2e−1 vertices, and up to r+1 bottom subtrees T1, T2, . . . , Tr+1, each of height b(h− 1)/2c
and each rooted at the children of the (r + 1)/2 leaves of T0. The vEB layout of T is defined
recursively as the vEB layout of T0, followed by the vEB layouts of each T1, T2, . . . , Tr+1.
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Figure 1.3: van Emde Boas (vEB) layout for N = 15.
The I/O complexity (defined in Section 1.3) of performing a search query on an array of size
N in the BST layout is O(log(N/B)), and Θ(logB N) in the B-tree and vEB layouts [7, 28]. In
theory, because the definition of the vEB layout does not make use of the parameter B, i.e., it
is cache-oblivious [19], querying the vEB layout on architectures with multiple levels of cache will
result in the asymptotically optimal number of accesses at every level of the memory hierarchy [28].
The relative performance of querying each of these search tree layouts has been studied em-
pirically. Ladner et al. [25] measure the cache performance and instruction count of querying the
B-tree and vEB layouts, with results indicating that the B-tree layout achieves the best perfor-
mance on CPUs. The experimental results of Brodal et al. [7] indicate that the performance of the
vEB and B-tree layouts are comparable, both outperforming the BST layout. These results are
contradicted, however, by Khuong and Morin [23], who show that, by using explicit prefetching
and other optimizations, the BST layout can outperform both the B-tree and vEB layouts.
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1.2 Previous Work on Permutations
The transformation from sorted order to an implicit search tree layout is a special case of permuting
an array of N elements. Let pi : [N ] → [N ] be an arbitrary permutation. For the purpose of this
thesis, we assume that pi is given as a function that can be described concisely in O(1) space (e.g.,
not as a table that explicitly gives pi(i) for each i). Let τpi be the time it takes to evaluate pi(i).
For example, while τpi = O(1) for the BST and B-tree layouts, it is not obvious how to compute τpi
faster than O(log logN) time for the vEB layout.
Note that for the problem of permuting N elements using P processors, Ω((N/P ) · τpi) is the
trivial lower bound. If there is no in-place requirement, any permutation pi can be implemented
in O (dN/P e · τpi) time in parallel: each entry A[i] can be copied to B[pi(i)] independently of each
other. Thus, the BST and B-tree layouts can be constructed from sorted data in O (dN/P e) time
and the vEB layout can be constructed in O (dN/P e log logN) time.
It is well known that every permutation can be decomposed into disjoint cycles. A cyclic
permutation can be implemented sequentially in-place trivially by starting at a single vertex and
following the cycle. However, for a general permutation this approach still needs additional space
to mark the elements that have already been permuted, unless it can identify all disjoint cycles up
front.
When it comes to in-place permutations, Fich et al. [18] showed that every permutation pi can
be implemented sequentially in-place in O ((N logN) · τpi) time. For a special case when the data
is permuted from a sorted order, they observed that they can check if an element has already been
moved by computing the inverse permutation pi−1 to determine if the element is not in its original
sorted order. Thus, for this special case, the time can be reduced to O (N · (τpi + τpi−1)). However,
it is not obvious how to parallelize their algorithm, nor is it trivial to compute pi−1 for the vEB
layout.
Yang et al. [33] observed that every permutation is the product of two involutions. A permuta-
tion pi is an involution if it is its own inverse, i.e., pi(pi(i)) = i for all i. Moreover, every involution is
composed of disjoint cycles of length at most 2, i.e., can be implemented in parallel and in-place by
swapping pairs of elements. Thus, if the two involutions of a permutation are known, this permu-
tation can be implemented in parallel and in-place. This result is non-constructive, i.e., given an
arbitrary permutation pi it is not clear how to determine the two involutions that define pi; however,
the authors show how to determine the involutions of a cyclic permutation.
One permutation of particular interest for this work is the perfect shuﬄe [13]: a permutation in
which two lists of equal length are interleaved perfectly. A generalization is the k-way perfect shuﬄe,
where k equal-length lists are interleaved perfectly [29]. These permutations have many applications
(e.g., parallel processing [30], Fast Fourier Transforms (FFT) [30, 11], Kronecker products [12, 11],
encryption [31], sorting [30], and merging [14, 10, 17]). Ellis et al. [16, 15] use a number-theoretic
approach to compute representative elements of the disjoint cycles of the perfect shuﬄe and the k-
4
way perfect shuﬄe, thus making a sequential in-place approach possible. Jain [21] relies on the fact
that 2 is primitive root of 3k for any k ≥ 1, which makes it possible to compute the representative
elements of the disjoint cycles recursively for any N . Finally, Yang et al. [33] use the product
of involutions approach and describe the involutions for the k-way perfect shuﬄe for two cases:
(i) N = kd and (ii) N = kd for some integer d > 1. For (i), the involutions involve reversing
the base-k representation of element indices. For (ii), the involutions involve computing modular
inverses of element indices and finding greatest common divisors. We use these results of Yang et
al. [33] for designing our involution-based permutation algorithms.
1.3 Models of Computation
In this work, we analyze the running time of our parallel algorithms in the Parallel Random Access
Machine (PRAM) model [22]. Given an input of size N , the PRAM model defines two complexity
metrics of an algorithm: work, denoted W (N), is the total number of operations performed by all
processors, and depth (also known as span or critical path length), denoted D(N), is the maximum
number of operations performed by any one processor if the algorithm is executed using an infinite
number of processors. Then, the runtime of an algorithm on P processors can be computed using
Brent’s Scheduling Principle [6] as T (N,P ) = O
(
W (N)
P +D(N)
)
. In this work, we consider the
CREW PRAM model, which allows simultaneous read accesses, but disallows simultaneous write
accesses to the same data by multiple processors.
We analyze the I/O complexity of our parallel algorithms in the Parallel External Memory
(PEM) model [3] – a parallel extension of the (sequential) External Memory (EM) model [1]. In
the EM model, a processor contains fast internal memory of size M and data initially resides in
(much larger) external memory. To process data, that data must first be transferred into internal
memory using contiguous blocks of size B. The complexity metric of the EM model, I/O complexity,
is the number of such blocks transferred during computation. The EM model has also been used
to model a single level of cache in modern processor design: external memory represents main
memory (DRAM), internal memory represents cache, transfer blocks represent cache-lines, and the
I/O complexity of an algorithm represents the number of accesses to slow DRAM. In practice, it has
been shown that I/O-efficient algorithms outperform efficient RAM algorithms [9, 2]. In the PEM
model, each of P processors contains private memory of size M and share the external memory. The
data is still transferred between external memory and an individual processor’s internal memory
in blocks of size B. The (parallel) I/O complexity, denoted Q(N,P ), is defined as the maximum
number of blocks transferred by any one of the processors throughout the computation.
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1.3.1 Parallel In-place Computations
There is a bit of ambiguity in the literature when it comes to the definition of in-place algorithms.
Strictly speaking, a (sequential) algorithm is said to be in-place if it uses at most Θ(1) additional
space (a processor needs at least one register to perform any useful work) [17]. However, for a
recursive algorithm, at least Ω(logN) additional space is needed to implement the recursion stack
of a balanced recursion. Therefore, it is reasonable for an in-place algorithm to use up to O(logN)
additional space, although often such algorithms are called in-situ [24, 14]. When it comes to
parallel algorithms, there is an additional complication. Each of the P processors needs to have
Ω(1) space to perform any meaningful work. Moreover, for asynchronous recursion, Ω(logN) space
is needed per processor, i.e., a total of Ω(P logN) additional space. Therefore, if P = NlogN , the
total additional space becomes Ω(N) and trivially non-in-place algorithms could be viewed as being
in-place. To avoid this situation, we define in-place parallel computation as follows:
Definition 1. A parallel algorithm running on P processors each having an internal memory of
size M is called in-place if it uses at most O(P (M + logN)) additional space and works correctly
for any P ≥ 1 processors.
In the PRAM model, M = O(1) is the number of registers per processor so it reduces to
O(P logN); while in the PEM model, M is the size of each processor’s internal memory. Note that
the requirement for an algorithm to work correctly for any P ≥ 1 precludes the view of trivially
non-in-place algorithms designed for large P as being in-place.
1.4 Contributions
We present parallel algorithms for the in-place permutation of a sorted array into the BST, B-tree,
and vEB layouts, and analyze their time and I/O complexities. We propose two types of algorithms:
1. Building on the work of Yang et al. [33] and Fich et al. [18], we determine the pairs of
involutions required to permute a sorted array into the BST layout. We also determine the
logB+1N pairs of involutions required to permute a sorted array into the B-tree layout. The
B-tree involutions can be used in order to permute a sorted array into the vEB layout.
2. Using a cycle-leader approach, we develop an efficient parallel in-place algorithm to permute
a sorted array into the vEB layout. By recursively applying this approach, we are able to
design algorithms for permuting a sorted array into the B-tree layout. The B-tree layout
algorithm can be used to obtain the BST layout by setting B = 1.
The involution-based approach entails reversing a subset of the digits of numbers represented in
an arbitrary base-k (for BST k = 2, for B-tree k = B + 1). If implemented in software, the worst-
case complexity of this operation is linear with the number of digits, i.e., O(logkN). However,
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Table 1.1: Asymptotic runtime and I/O complexity bounds of each of our algorithms. N is the
input size, P is the number of processors, M and B are the sizes of the internal memory and the
transfer block, respectively, in the parallel EM (PEM) model. K = min(NP ,M) and TREVk(N) is
the time complexity of reversing the digits of number N in the base-k representation.
Algorithm Time complexity I/O complexity
Involution BST O
(
N
P · TREV2(N)
)
O
(
N
P
)
Involution B-tree O
((
N
P + logB+1N
)
logN
)
O
(
N
P +B logB+1
N
K
)
Involution vEB O
(
N
P logN
)
O
(
N
P log logK N
)
Cycle-leader BST O
((
N
P + logN
)
logN
)
O
((
N
PB + log
N
K
)
log NK
)
Cycle-leader B-tree O
((
N
P + logB+1N
)
logB+1N
)
O
((
N
PB + logB+1
N
K
)
logB+1
N
K
)
Cycle-leader vEB O
(
N
P log logN
)
O
(
N
PB log logK N
)
some architectures2 provide it as a built-in hardware primitive, i.e., it takes O(1) time. Therefore,
we parameterize the time of this operation as TREVk(N).
To the best of our knowledge our algorithms are the first parallel in-place algorithms for per-
muting a sorted array into search tree layouts. We analyze the time and I/O complexities of our
algorithms, which are summarized in Table 1.1. Our cycle-leader algorithms exhibit better spatial
locality, while our involution-based algorithms are much simpler and trivial to parallelize.
We evaluate these algorithms experimentally on multicore CPU and GPU architectures. We
find that, compared to a binary search on non-permuted input, the permutation overhead of our
permutation algorithms is offset by the query time for as few as 0.01N search queries.
The remainder of this thesis is organized as follows. Chapter 2 presents our involution-based
algorithms and Chapter 3 presents our cycle-leader algorithms. For ease of exposition, in Chapters 2
and 3 we consider only perfect trees, i.e., complete trees in which every level is full. Chapter 4
analyzes the I/O complexity of our algorithms. Chapter 5 discusses extensions of our algorithms
to non-perfect trees. Chapter 6 presents experimental results. Finally, Chapter 7 concludes with a
summary and perspectives on future work.
2E.g., NVidia K40 GPU implements this operation in hardware for k = 2.
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CHAPTER 2
INVOLUTION APPROACH
2.1 BST Layout
A perfect BST contains N = 2d − 1 vertices. As mentioned in Chapter 1, Fich et al. [18] propose
a sequential in-place algorithm to permute a sorted array into the BST layout. They note that
the permutation satisfies the property that for a given index i = (x10j)2 in binary representation,
the index of that element in the BST layout is pi(i) = (0j1x)2. Let revk(b, i) be the operation
that reverses b least significant digits of the base-k representation of the integer i. The previously
mentioned permutation can be computed as pi(i) = rev2(d − (j + 1), (rev2(d, i)). Since rev2
is an involution [18], we can perform the permutation pi in parallel in just two rounds of O(N)
independent swaps.
The time to compute pi(i) depends on the time to perform the rev2 operation, which we
quantify precisely for our particular hardware platforms in Chapter 6. Thus, this algorithm has
depth D(N) = O(Trev2(N)) and work W (N) = O(N · Trev2(N)).
2.2 B-tree Layout
The B-tree layout algorithm relies on the k-way perfect shuﬄe involution approach developed by
Yang et al. [33]. Let us first review their results.
Let Jr(i) = g(r(
i
g )
−1 (mod N−1g )) where g is the greatest common divisor of i and N − 1. Yang
et al. [33] show that for N = kd and N = kd the k-way perfect shuﬄe can be implemented as
Ξ1(i) = revk(d,revk(d− 1, i)) and Ξ2(i) = Jk(J1(i)), respectively, for any integer d > 1. We note
that the k-way “un-shuﬄe”, which we use, can be performed by simply reversing the order in which
the involutions are performed.
A perfect B-tree has N = (B + 1)d − 1 elements, for some d > 1. Since each leaf node contains
B contiguous elements from the sorted array, every (B + 1)-th element is stored in a non-leaf
(internal) node. Let Si, for i ∈ {0, 1, 2, ..., B}, denote the list of elements at locations i+ j(B + 1),
for j ∈ {0, 1, ...,
⌊
N
(B+1)
⌋
}. In other words, each Si is comprised of the elements starting at i, strided
by B + 1. By this definition, SB contains all internal elements and Sl, for 0 ≤ l ≤ B − 1, contains
the l-th element of each leaf node. We first perform the (B+1)-way perfect un-shuﬄe (via Ξ1 while
using or simulating 1-indexing), which will gather each Si into contiguous space and lay them out
in sequence. We then apply the B-way perfect shuﬄe (via Ξ2 while using or simulating 0-indexing)
on all Sl lists to interleave the leaf elements back into their corresponding leaf nodes, i.e., into their
correct positions. All leaf elements are thus correctly permuted and we recurse on SB.
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Recall that revk can take up to O(logkN) time. Finding the modular inverse, however, requires
using the extended Euclidean algorithm [33], which takes O(logN) time. The latter dominates the
running time, resulting in O(logN) time for both operations. The work and depth complexities of
our B-tree permutation algorithm are given in Proposition 2 and 3, respectively.
Proposition 2.
W (N) = W
(
N
B + 1
)
+O(N logN)
= O(N logN) .
Proof. Guess: W (N) = c
(
B+1
B
)
N logN − c (B+1
B2
)
N log (B + 1).
W
(
N
B + 1
)
= c
(
B + 1
B
)(
N
B + 1
)
log
N
B + 1
− c
(
B + 1
B2
)(
N
B + 1
)
log (B + 1)
= c
(
1
B
)
N logN − c
(
1
B
)
N log (B + 1)− c
(
1
B2
)
N log (B + 1)
= c
(
1
B
)
N logN − c
(
1
B
+
1
B2
)
N log (B + 1)
= c
(
1
B
)
N logN − c
(
B
B2
+
1
B2
)
N log (B + 1)
= c
(
1
B
)
N logN − c
(
B + 1
B2
)
N log (B + 1) ,
W (N) = W
(
N
B + 1
)
+ cN logN
= c
(
1
B
)
N logN − c
(
B + 1
B2
)
N log (B + 1) + cN logN
= c
(
1
B
+ 1
)
N logN − c
(
B + 1
B2
)
N log (B + 1)
= c
(
1
B
+
B
B
)
N logN − c
(
B + 1
B2
)
N log (B + 1)
= c
(
B + 1
B
)
N logN − c
(
B + 1
B2
)
N log (B + 1) .
Therefore, W (N) = O(N logN).
Proposition 3.
D(N) = D
(
N
B + 1
)
+O(logN)
= O(logB+1N · logN) .
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Proof. Let h = logB+1N .
Guess: D(N) = c(h+ 1) logN − c2h2 log (B + 1)− c2h log (B + 1).
D(N) = D
(
N
B + 1
)
+ c logN
= ch(logN − log (B + 1))− c
2
(h− 1)2 log (B + 1)− c
2
(h− 1) log (B + 1) + c logN
= c(h+ 1) logN − ch log (B + 1)− c
2
(h2 − 2h+ 1) log (B + 1)− c
2
h log (B + 1) +
c
2
log (B + 1)
= c(h+ 1) logN − c
2
h2 log (B + 1)− c
2
h log (B + 1) .
Therefore, D(N) = O(logB+1N logN).
2.3 van Emde Boas Layout
We are able to apply the B-tree layout algorithm for the vEB layout, by using B = 2x − 1 for
N = 22x − 1 (trees of odd height) and B = 2x−1 − 1 for N = 22x−1 − 1 (trees of even height) and
by recursing on each subtree of the vEB layout. The resulting work and depth complexities are:
Proposition 4.
W (N) =
√
N ·W
(√
N
)
+O(N logN)
= O(N logN) .
Proof. Guess: W (N) = 2cN logN
W (N) =
√
N(2c
√
N log
√
N) + cN logN
= cN logN + cN logN
= 2cN logN .
Therefore, W (N) = O(N logN).
Proposition 5.
D(N) = D
(√
N
)
+O(logN)
= O(logN) .
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Proof. Guess: D(N) = 2c logN
D(N) = 2c log
√
N + c logN
= c logN + c logN
= 2c logN .
Therefore, D(N) = O(logN).
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CHAPTER 3
CYCLE-LEADER APPROACH
3.1 van Emde Boas Layout
Recall from Section 1.1 that we define Ti as the i-th subtree of size O(
√
N): T0 is the “root”
subtree consisting of r = 2d(h−1)/2e− 1 vertices of the upper ⌈h−12 ⌉ levels, where h = blogNc, while
T1, . . . , Tr+1 are “leaf” subtrees consisting of l = 2b(h−1)/2c − 1 vertices each. Let A[ai : bi] be the
interval within the input array where the elements of Ti should be moved to. In particular, a0 = 1,
b0 = r and for all 1 ≤ j ≤ r+1, aj = r+(j−1)l+1 and bj = r+jl. Our algorithm first moves each
Ti into A[ai : bi], which we call the equidistant gather operation, then recursively permutes each
A[ai : bi] into the vEB layout. (Our equidistant gather operation happens to be general enough to
work for any r ≤ l.)
We use Ti[a : b] to denote the subset of nodes of Ti from the a-th smallest to the b-th smallest
in the sorted order. E.g., Ti[1 : k] represents the first k smallest elements of Ti.
The following proposition bounds the range in the input array, where the elements of the leaf
subtrees Tj , for j ≥ 1, are initially located:
Proposition 6. For all i = r − j + 2, 1 ≤ j ≤ r, Tj [i : l] are already in their destination interval
A[aj : bj ]. If i > l, then no elements of Tj are in their destination interval.
Proof. Since the input is in sorted order, for all 1 ≤ i, j ≤ l, Tj [i] is initially located at index
iorig = (j − 1)(l + 1) + i. Hence, we check if iorig ≥ aj = r + (j − 1)l + 1. Solving for i results in
i ≥ r − j + 2.
From the above proposition, we know that T1[r + 1 : l], T2[r : l], ..., Tr+1[1 : l] are already in
their destination intervals and only T1[1 : r], ..., Tr[1] need to be moved.
We first consider a sequential strategy to perform the equidistant gather in-place: we perform r
rounds of swapping, where after round i, all elements in the subtree Ti are in A[ai : bi]. Figure 3.1
illustrates the first few rounds of swapping for r = l. We see that, initially, all elements of T0
are distributed throughout the array. After the first round, T0 is in A[a0 : b0] and T1 becomes
distributed throughout the array. After repeating this process r times, each Ti is in A[ai : bi],
however, the elements in each Ti may not be in sorted order. Specifically, we need to perform a
circular shift to the right by r + 1− i places (or equivalently l− (r + 1− i) to the left) on each Ti.
We can parallelize this algorithm by unrolling the r sequential swap rounds and identifying the
12
T1 T2 Tr+1
T0
1 2 3 41 2 3 4 1 2 3 4
T0 T2 Tr+1
1 2 3 41 2 3 4 1 2 3 4
T0 T1 Tr+1
2 31 2 3 4 41 2 3 4 1
T0 T1 Tr+1T2
1 2 3 4 41 2 3 4 14 1 2 3
Figure 3.1: Illustration of the series of swaps needed to sequentially perform the equidistant gather
operation for r = l.
resulting disjoint cycles. We identify r disjoint cycles of the following form:
T0[1] 7→ T1[1] ,
T0[2] 7→ T1[2] 7→ T2[1] ,
T0[3] 7→ T1[3] 7→ T2[2] 7→ T3[1] ,
...
T0[r] 7→ T1[r] 7→ ... 7→ Tr−1[2] 7→ Tr[1] .
Since we can identify each element in each disjoint cycle, its position in the cycle, and the length
of the cycle, as mentioned in Section 1.2, we can implement circular shifts in parallel and in-place
in O(1) depth and O(N) work using the involutions of Yang et al. [33]. Therefore, since both stages
of our algorithm are comprised of disjoint circular shifts, we can perform the equidistant gather in
O(1) time and O(N) work.
Depending on the height of the given tree, the value of r and l will vary in the vEB layout.
For N = 22x − 1, we have r = l = 2x − 1, hence we can apply the above equidistant gather to
permute each subtree into their correct interval, then we recurse on each subtree in parallel. For
N = 22x−1 − 1, we have r = 2x − 1 and l = 2x−1 − 1. Since r = 2l + 1, we split the array in half
and perform the above algorithm separately on A[1 : bN2 c] and A[bN2 c+ 2 : N ] in parallel. We then
combine these two partitions by performing a circular shift on A[l + 1 : bN2 c + l + 1] to shift the
(l+ 1) elements of T0 in the second partition to the front. The work and depth complexities of this
algorithm are:
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Proposition 7.
W (N) =
√
N ·W (
√
N) +O(N)
= O(N log logN) .
Proof. Guess: W (N) = cN log logN .
W (
√
N) = c
√
N log log
√
N
= c
√
N log
(
1
2
logN
)
= c
√
N log(2−1) + c
√
N log logN
= −c
√
N + c
√
N log logN ,
W (N) =
√
N ·W (
√
N) + cN
=
√
N(−c
√
N + c
√
N log logN) + cN
= −cN + cN log logN + cN
= cN log logN .
Therefore, W (N) = O(N log logN)
Proposition 8.
D(N) = D(
√
N) +O(1)
= O(log logN) .
Proof. Guess: D(N) = c log logN .
D(
√
N) = c log log
√
N
= c log
(
1
2
logN
)
= c log 2−1 + c log logN
= −c+ c log logN ,
D(N) = D(
√
N) + c
= −c+ c log logN + c
= c log logN .
Therefore, D(N) = O(log logN).
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3.2 B-tree Layout
The idea is similar to the above vEB cycle-leader approach, except we have r =
⌊
N
(B+1)
⌋
and l = B.
Therefore, we need to extend the equidistant gather operation for r > l. We call this version the
extended equidistant gather operation.
In a perfect B-tree of height h, N = (B+1)h+1−1. Let C =
⌈
N
(B+1)2
⌉
. To perform the extended
equidistant gather, we partition the array into (B+ 1) partitions, where each partition will contain
C internal elements (except for the first one, which will contain C − 1 internal elements) and BC
leaf elements. We move the internal elements of each partition to the front of that partition by
applying the extended equidistant gather recursively on each partition. We then move the internal
elements to the front of the whole array by applying the equidistant gather while treating each
chunk of C elements as a single unit, and while ignoring the first C − 1 internal elements of the
first partition. At the base case of the recursion C = 1 and we can apply the equidistant gather
directly to bring the internal elements to the front.
Since the equidistant gather takes O(N) work and O(1) depth, the extended equidistant gather
takes:
Proposition 9.
W ′(N) = (B + 1) ·W ′
(
N
B + 1
)
+O(N)
= O(N logB+1N)
Proof. Let h = logB+1N .
Guess: W ′(N) = cNh.
W ′
(
N
B + 1
)
=
cN
B + 1
(h− 1)
=
cNh
B + 1
− cN
B + 1
,
W ′(N) = (B + 1) ·W ′
(
N
B + 1
)
+ cN
= (B + 1)
(
cNh
B + 1
− cN
B + 1
)
+ cN
= cNh− cN + ch
= cNh .
Therefore, W ′(N) = O(Nh) = O(N logB+1N).
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Proposition 10.
D′(N) = D′
(
N
B + 1
)
+O(1)
= O(logB+1N)
Proof. Let h = logB+1N .
Guess: D′(N) = ch.
D′(N) = D′
(
N
B + 1
)
+ c
= c(h− 1) + c
= ch .
Therefore, D′(N) = O(h) = O(logB+1N).
Once all the internal elements are gathered to the front of the array, we recursive on the internal
elements, resulting in the following complexities:
Proposition 11.
W (N) = W
(
N
B + 1
)
+W ′(N)
= W
(
N
B + 1
)
+O(N logB+1N)
= O(N logB+1N)
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Proof. Guess: W (N) = c(B+1)B N logB+1N − c(B+1)B2 N .
W
(
N
B + 1
)
=
c(B + 1)
B
· N
B + 1
· logB+1
N
B + 1
− c(B + 1)
B2
· N
B + 1
=
c
B
N(logB+1N − 1)−
c
B2
N
=
c
B
N logB+1N −
c
B
N − c
B2
N
=
c
B
N logB+1N −Nc
(
1
B
+
1
B2
)
=
c
B
N logB+1N −Nc
B + 1
B2
,
W (N) = W
(
N
B + 1
)
+ cN logB+1N
=
c
B
N logB+1N −N
c(B + 1)
B2
+ cN logB+1N
=
c(B + 1)
B
N logB+1N −N
c(B + 1)
B2
.
Therefore, W (N) = O(N logB+1N).
Proposition 12.
D(N) = D
(
N
B + 1
)
+D′(N)
= D
(
N
B + 1
)
+O(logB+1N)
= O(log2B+1N)
Proof. Let h = logB+1N .
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Guess: D(N) = c2h
2 + c2h.
D
(
N
B + 1
)
=
c
2
(h− 1)2 + c
2
(h− 1)
=
c
2
(h2 − 2h+ 1) + c
2
h− c
2
=
c
2
h2 − ch+ c
2
+
c
2
h− c
2
=
c
2
h2 − c
2
h ,
D(N) = D
(
N
B + 1
)
+ ch
=
c
2
h2 − c
2
h+ ch
=
c
2
h2 +
c
2
h .
Therefore, D(N) = O(h2) = O(log2B+1N).
3.3 BST Layout
We can apply the algorithm in the previous section to the BST layout by setting B = 1, resulting in
O(N logN) work and O(log2N) depth. Although this is worse than the involution-based algorithm
from Section 2.1, the cycle-leader algorithm exhibits better spatial locality, which we analyze in
the next chapter.
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CHAPTER 4
I/O OPTIMIZATIONS
In this chapter, we analyze the I/O complexity of our proposed algorithms in the parallel external
memory (PEM) model [3] – a parallel extension of the EM model. When applicable, we present
additional modifications to the algorithms to improve the I/O efficiency.
Let K = min
(
N
P ,M
)
and assume that P ≤ NB , i.e., each processor processes at least one
block, and M ≥ 2B + O(1), i.e., each processor can swap at least two blocks. In Section 4.2,
we strengthen this assumption to M ≥ B2 (standard tall-cache assumption), which is needed for
matrix transposition, and consequently P ≤ N
B2
.
4.1 Involution-based Algorithms
We first consider the involution-based algorithms described in Chapter 2. The swaps performed
by these algorithms can be an arbitrary distance away from each other. Hence, in the worst case
these algorithms will perform O(1) I/Os per swap. Thus, each iteration of an involution performs
O(NP ) I/Os. For the B-tree and vEB layouts, however, once the subproblem is of size M or less, it
will fit in internal memory. Proposition 13 provides the I/O complexity of the B-tree layout and
Proposition 14 provides the I/O complexity of the vEB layout.
Proposition 13.
Q(N,P ) =
O (N/B) if N ≤M and P = 1Q( NB+1 ,min(P, NB(B+1)))+O (NP ) otherwise
= O
(
N
P
+B logB+1
N
K
)
,
Proof. Case 1: Suppose P < NB(B+1) .
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Guess: Q(N,P ) = c
(
B+1
B
)
N
P .
Q(N,P ) = Q
(
N
B + 1
, P
)
+
cN
P
= c
(
B + 1
B
)(
N
P (B + 1)
)
+
cN
P
=
cN
PB
+
cN
P
=
cN
P
(
1
B
+ 1
)
=
cN
P
(
B + 1
B
)
.
For this case, the I/O’s performed at the current level of recursion dominates, thus, Q(N,P ) =
O
(
cN
P
)
.
Case 2: Suppose P ≥ NB(B+1) .
Guess: Q(N,P ) = NP + cB logB+1N .
Q(N,P ) = Q
(
N
B + 1
,
N
B(B + 1)
)
+
cN
P
=
cN
B + 1
· B(B + 1)
N
+ cB(logB+1N − 1) +
cN
P
= cB + cB logB+1N − cB +
cN
P
= cB logB+1N +
cN
P
Since P ≥ NB(B+1) , Q(N,P ) = O(B logB+1N). Additonally, we know that the recursion stops at a
base case of size K, therefore we have Q(N,P ) = O(B logB+1
N
K ).
Therefore, combining both cases results in Q(N,P ) = O
(
N
P +B logB+1
N
K
)
.
Proposition 14.
Q(N,P ) =
O (N/B) if N ≤M and P = 1⌈√N
P
⌉
Q
(√
N,
⌈
P√
N
⌉)
+O
(
N
P
)
otherwise
= O
(
N
P
log logK N
)
.
Proof. Guess: Q(N,P ) = cNP log logN .
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Case 1: Suppose P <
√
N . Note that
⌈
P√
N
⌉
= 1.
Q(N,P ) =
√
N
P
Q(
√
N, 1) +
cN
P
=
√
N
P
(c
√
N log log
√
N) +
cN
P
=
cN
P
log
(
1
2
logN
)
+
cN
P
=
cN
P
log 2−1 +
cN
P
log logN +
cN
P
= −cN
P
+
cN
P
log logN +
cN
P
=
cN
P
log logN .
Case 2: Suppose P ≥ √N . Note that
⌈√
N
P
⌉
= 1.
Q(N,P ) = Q
(√
N,
P√
N
)
+
cN
P
= c
√
N ·
√
N
P
· log log
√
N +
cN
P
=
cN
P
log
(
1
2
logN
)
+
cN
P
=
cN
P
log 2−1 +
cN
P
log logN +
cN
P
= −cN
P
+
cN
P
log logN +
cN
P
=
cN
P
log logN .
Additonally, we know that the recursion stops at a base case of size K, therefore we have Q(N,P ) =
O(NP log logK N).
4.2 vEB Cycle-leader Algorithm
For the cycle-leader approach, we rely on performing parallel circular shifts of elements. We perform
the circular shifts using the technique presented by Yang et al. [33], which involves two rounds of
array reversals. We can reverse k elements in-place and in parallel by performing
⌊
k
2
⌋
independent
swaps. Specifically, index i swaps with index k − i − 1 (using 0-indexing). Thus, to optimize for
I/Os, we can swap elements in groups of B, provided that every group of B elements are located in
contiguous memory locations. Therefore, we can perform a circular shift of N elements in O( NPB )
I/Os. For the remainder of the section, assume every circular shift uses this optimization when
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T1
T2
T3
T4
Tr
Tr+1
T0
...
Figure 4.1: Illustration of the distinct cycles of the equidistant gather operation when considering
memory as a r× r matrix. Shifting each row and transposing the matrix lets us perform each cycle
I/O efficiently.
applicable.
The vEB cycle-leader approach, described in Section 3.1, employs the equidistant gather oper-
ation, which relies on circular shifts. However, the equidistant gather performs a circular shift on
elements strided by distance O(
√
N) and are thus not in contiguous memory. To avoid the I/O
inefficiency of such an access pattern, we propose an initial transposition phase to block elements
in each disjoint cycle together.
We can view the sorted array as a (r + 1) × (r + 1) row-major matrix with the bottom-right
element removed. We can ignore the last row, which contains Tr+1, since these elements do not
move during the cycles. We also ignore the last column of the matrix, which contains the r elements
of T0. Thus, we consider a square matrix of size r × r. Figure 4.1 illustrates this representation,
how each subtree is contained therein, and what elements are contained in each disjoint cycle of
the gather. To improve I/O efficiency, we perform a circular shift on each row i by i positions to
the right, which aligns the elements in each disjoint cycle into columns. We then transpose the
square matrix to align the elements in each cycle into rows, placing all elements of each cycle into
contiguous memory.
Shifting r rows of r elements requires O( r
2
PB ) I/Os. Assuming that P ≤ N/B2 and M ≥ B2,
we can perform matrix transposition in O( r
2
PB ) I/Os by tiling the matrix into sub-matrices of size
B ×B [32, 1].
With each disjoint cycle in contiguous memory, we can now permute the first set of cycles of
the equidistant gather I/O efficiently and in parallel. Thus for r = O(
√
N), this permutation takes
1
P
∑r
i=1
(
1 +O
(
i
B
))
= O
(√
N
P +
N
PB
)
= O
(
N
PB
)
I/Os, assuming that B ≤ √N .
After performing the first set of disjoint cycles, we perform the inverse of the above transposition
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to permute the elements back into their original order (this places each Ti into contiguous memory).
To do this, we transpose the r×r matrix and perform a left circular shift on each row i by i positions.
We complete the equidistant gather operation by performing a left circular shift on each subtree Ti
by i−1 positions. As outlined in Section 3.2, we recursively apply the equidistant gather operation
to perform the vEB layout permutation. The I/O complexity of this algorithm is:
Proposition 15.
Q(N,P ) =
O(N/B) if N ≤M and P = 1⌈√N
P
⌉
Q
(√
N,
⌈
P√
N
⌉)
+O
(
N
PB
)
otherwise
= O
(
N
PB
log logK N
)
.
Proof. Guess: Q(N,P ) = cNPB log logN .
Case 1: Suppose P <
√
N . Note that
⌈
P√
N
⌉
= 1.
Q(N,P ) =
√
N
P
Q(
√
N, 1) +
cN
PB
=
√
N
P
(
c
√
N
B
log log
√
N
)
+
cN
PB
=
cN
PB
log
(
1
2
logN
)
+
cN
PB
=
cN
PB
log 2−1 +
cN
PB
log logN +
cN
PB
= − cN
PB
+
cN
PB
log logN +
cN
PB
=
cN
PB
log logN .
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Case 2: Suppose P ≥ √N . Note that
⌈√
N
P
⌉
= 1.
Q(N,P ) = Q
(√
N,
P√
N
)
+
cN
PB
= c
√
N
B
·
√
N
P
· log log
√
N +
cN
PB
=
cN
PB
log
(
1
2
logN
)
+
cN
PB
=
cN
PB
log 2−1 +
cN
PB
log logN +
cN
PB
= − cN
PB
+
cN
PB
log logN +
cN
PB
=
cN
PB
log logN .
Additonally, we know that the recursion stops at a base case of size K, therefore we have Q(N,P ) =
O( NPB log logK N).
Alternatively, a simpler solution would be to forgo the above described transposition phase
and assign each processor a group of O(B) cycles to permute sequentially. This can be done I/O
efficiently since B consecutive elements will always contain elements from the same B cycles. The
resulting I/O complexity is O
((
N
PB +
√
N
B
)
log logK N
)
. Although not as asymptotically efficient
for large values of P , in practice for most architectures P ≤ √N and the first term will dominate,
resulting in the same asymptotic complexity.
4.3 B-tree Cycle-leader Algorithm
Recall from Section 3.2 that the B-tree cycle-leader algorithm is recursive, performing the equidis-
tant gather operation while considering chunks of C elements as single units. Thus, as long as
C ≥ B, every swap of C elements will be I/O-efficient. Since C =
⌈
N
(B+1)2
⌉
for N = (B+1)h+1−1,
only the base case (C = 1) will have a chunk size less than B. However, assuming that M ≥
(B + 1)2 − 1 = Θ(B2), we can simply load the base case into internal memory to perform the
permutation in O(B) I/Os. All other recursive levels are performed I/O efficiently, thus:
Proposition 16.
Q′(N,P ) =
O(N/B) if N ≤M and P = 1⌈B+1
P
⌉
Q′
(
N
B+1 ,
⌈
P
B+1
⌉)
+O
(
N
PB
)
otherwise
= O
(
N
PB
logB+1
N
K
)
.
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Proof. Guess: Q′(N,P ) = cNPB logB+1N .
Case 1: Suppose P < B + 1. Note that
⌈
P
B+1
⌉
= 1.
Q′(N,P ) =
B + 1
P
·Q′
(
N
B + 1
, 1
)
+
cN
PB
=
B + 1
P
(
cN
B(B + 1)
(
logB+1N − 1
))
+
cN
PB
=
cN
PB
logB+1N −
cN
PB
+
cN
PB
=
cN
PB
logB+1N .
Case 2: Suppose P ≥ B + 1. Note that ⌈B+1P ⌉ = 1.
Q′(N,P ) = Q′
(
N
B + 1
,
P
B + 1
)
+
cN
PB
=
cN
B(B + 1)
· B + 1
P
(
logB+1N − 1
)
+
cN
PB
=
cN
PB
logB+1N −
cN
PB
+
cN
PB
=
cN
PB
logB+1N .
Additonally, we know that the recursion stops at a base case of size K, therefore Q′(N,P ) =
O( NPB logB+1
N
K ).
Proposition 17.
Q(N,P ) =
O(N/B) if N ≤M and P = 1Q( NB+1 ,min(P, NB(B+1)))+Q′(N,P ) otherwise
= O
((
N
PB
+ logB+1
N
K
)
logB+1
N
K
)
.
Proof. Let h = logB+1N .
Case 1: Suppose P < NN(B+1) .
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Guess: Q(N,P ) =
(
B+1
B
)
cN
PBh−
(
B+1
B2
)
cN
PB .
Q(N,P ) = Q
(
N
B + 1
, P
)
+
cN
PB
h
=
(
B + 1
B
)
cN
PB(B + 1)
(h− 1)−
(
B + 1
B2
)
cN
PB(B + 1)
+
cN
PB
h
=
(
1
B
)
cN
PB
h−
(
1
B
)
cN
PB
−
(
1
B2
)
cN
PB
+
cN
PB
h
=
(
1
B
+ 1
)
cN
PB
h−
(
1
B
+
1
B2
)
cN
PB
=
(
1
B
+
B
B
)
cN
PB
h−
(
B
B2
+
1
B2
)
cN
PB
=
(
B + 1
B
)
cN
PB
h−
(
B + 1
B2
)
cN
PB
.
Case 2: Suppose P ≥ NN(B+1) .
Guess: Q(N,P ) = cNPBh+
c
2h
2 − c2h.
Q(N,P ) = Q
(
N
B + 1
,
N
B(B + 1)
)
+
cN
PB
h
=
cN
B(B + 1)
· B(B + 1)
N
· (h− 1) + c
2
(h− 1)2 − c
2
(h− 1) + cN
PB
h
= ch− c+ c
2
(h2 − 2h+ 1)− c
2
h+
c
2
+
cN
PB
h
=
c
2
h− c
2
+
c
2
h2 − ch+ c
2
+
cN
PB
h
=
c
2
h2 − c
2
h+
cN
PB
h .
Since P ≥ NN(B+1) , this case simplifies to Q(N,P ) = O(log2B+1N).
Combining both cases results in Q(N,P ) = O
((
N
PB + logB+1N
)
logB+1N
)
. Additionally, we know
that the recursion stops at a base case of sizeK, thereforeQ(N,P ) = O
((
N
PB + logB+1
N
K
)
logB+1
N
K
)
.
4.4 BST Cycle-leader Algorithm
The BST algorithm is a special case of the B-tree algorithm with B = 1, which results in
O
((
N
PB + log
N
K
)
log NK
)
I/O’s.
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CHAPTER 5
EXTENSIONS TO NON-PERFECT TREES
Since the array is given in sorted order, any arbitrary size tree will be complete (though not
necessarily perfect). For BSTs and B-trees, we can first permute the non-full level of leaves to the
end of the array. For a tree of height h, the number of full elements, i.e., all the elements in the full
levels, in a BST is I = 2h−1, and in a B-tree I = (B+1)h−1. The number of non-full elements, i.e.,
the elements on the non-full level, is L = N −I. The parents of non-full elements are striped across
the non-full elements. We gather them to the front of the array and shift the non-full elements to
the end of the array via a circular shift. To perform this gather, we apply a (B+ 1)-way un-shuﬄe
(and additionally a B-way shuﬄe on the non-full elements for B-trees) as seen in Section 2.2.
Alternatively, we can apply the extended equidistant gather operation described in Section 3.2.
This process takes D(N) = O(TREV2(L)) depth and W (N) = O(L · TREV2(L) +N) work for BSTs
(via 2-way un-shuﬄe); and D(N) = O(logB+1 L) depth and W (N) = O(L(B + 1) · logB+1 L+N)
work for B-trees (via extended equidistant gather). After applying this initial stage, we can proceed
with the algorithm on the full elements which form a perfect tree of height h− 1.
To permute non-perfect vEBs, we first apply the BST approach to permute the non-full elements
to the end of the array. If h is odd, removing the non-full elements will not impact the size of the
root subtree (T0), allowing us to employ the standard vEB layout permutation algorithm for a full
tree of height h− 1. However if h is even, the size of T0 will change if we remove the non-full level.
To account for this, we apply the extended equidistant gather for l′ = l2 (recall that l is the size
of leaf subtrees in the vEB layout). Since this ignores the last non-full level, we then permute the
non-full elements back into their correct subtree. To do this, we consider the i ≤ r perfect subtrees
that have a full level of l + 1 leaves that were ignored. We shift the i(l + 1) leaves to be directly
after the internal nodes of Ti via a circular shift. We perform a 2-way shuﬄe where the elements in
the first deck are in chunks of size l and the elements in the second deck are in chunks of size l+ 1.
This results in the l + 1 leaf elements being placed directly after the l internal elements for each
subtree being considered. For each of the i pairs of internal and leaf elements, we perform a 2-way
in-shuﬄe [29] (i.e., placing the elements of the second set before the first). If Ti+1 has a non-full
final level, we perform a similar procedure where we shift the non-full elements and perform a 2-way
shuﬄe of the non-full and full elements of Ti+1. We then recurse on each subtree to permute it
into the vEB layout. Since we perform a sequence of shifts and 2-way shuﬄes (and un-shuﬄes),
the work of this generalized algorithm is described by the recurrence:
W (N) =

√
N ·W (√N) +O(N) if perfect
√
N ·W (√N) +O(N +√N · TREV2(N)) otherwise
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Since TREV2(N) = O(logN) = O(
√
N), the algorithmic complexity remains unchanged and
work remains W (N) = O(N log logN). However, the depth now depends on TREV2(N):
D(N) =
D(
√
N) +O(1) if perfect
D(
√
N) +O(1 + TREV2(N)) otherwise
= O(TREV2(N) · log logN) .
Specifically, we have that:
D(N) =
log logN∑
i=0
(
1 + TREV2(N
1
2i )
)
= O
(
log logN +
log logN∑
i=0
TREV2(N
1
2i )
)
.
As mentioned in Section 1.4, some architectures have hardware instructions that can be used to
perform REV2(N) in constant time, making it possible to operate on non-perfect vEBs without
asymptotic performance loss. However if implemented in software, then TREV2(N) = O(log logN),
since we can recursively swap the first half of bits with the second half (via bit masks and shifts).
The resulting depth is given in the following proposition.
Proposition 18.
D(N) = D(
√
N) +O(log logN)
= O((log logN)2) .
Proof. Guess: D(N) = c2(log logN)
2 + c2 log logN .
D(N) = D(
√
N) + c log logN
=
c
2
(log log
√
N)2 +
c
2
log log
√
N + c log logN
=
c
2
(
log
(
1
2
· logN
))2
+
c
2
log
(
1
2
· logN
)
+ c log logN
=
c
2
(
log
1
2
+ log logN
)2
+
c
2
log
1
2
+
c
2
log logN + c log logN
=
c
2
(
(log logN)2 − 2 log logN + 1
)
− c
2
+
3c
2
log logN
=
c
2
(log logN)2 − c log logN + c
2
− c
2
+
3c
2
log logN
=
c
2
(log logN)2 +
c
2
log logN .
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CHAPTER 6
EXPERIMENTAL RESULTS
In this chapter we evaluate the performance of our search tree permutation algorithms on both
GPU and CPU architectures experimentally. We also quantify the performance of querying each
search tree layout to determine the overall practical applicability of our algorithms.
6.0.1 Methodology
Our CPU platform consists of two 10-core Intel Xeon E5-2680 and has 128GB of main memory
and 25MB of L3 cache, with 64 byte cache lines. We use GCC 4.4.7 with the -O3 flag and use
OpenMP [27] for parallelization. Our GPU platform is a nVidia Tesla K40 with 2,880 compute
cores and 12GB of global memory. We use the CUDA 7.5 compiler. All shown experimental results
are averages over 10 trials for arrays of 64-bit integer values (B = 8) and queries are randomly
sampled from a uniform distribution.
6.0.2 CPU Results
For each search tree layout (BST, B-tree, and vEB), we measure the performance of the involution-
based (Chapter 2) and cycle-leader (Chapter 3) permutation algorithms.
Figure 6.1 (resp. 6.2) plots the sequential (parallel) execution time vs. the input size (N).
The results indicate that our cycle-leader approaches perform best in general, with the vEB cycle-
leader algorithm outperforming all other approaches across the board. This is expected since this
algorithm has lower I/O complexity than its competitors. Note that the involution-based BST
algorithm does not perform as well, despite being work-efficient in the PRAM model. This is
because of the algorithm’s poor spatial locality of memory accesses. Furthermore, since our CPU
does not have a hardware primitive bit-reversal operation, TREV2(N) takes O(log b) time, where b
is the number of bits stored (i.e., 64).
Figure 6.3 plots the speedup of the fastest permutation algorithm for each of the layouts vs.
the number of threads (P ). We observe that the B-tree cycle-leader approach does not benefit from
additional threads after P = 9. Since the B-tree cycle-leader approach repeatedly performs the
equidistant gather on chunks of elements, to investigate the cause of the speedup performance, we
measured the throughput of this procedure and compared it to the simplest analog: swapping the
first half of an array with the second half of the same array; the results are plotted in Figure 6.4.
We see that both procedures exhibit similar behavior, where after P = 5 the throughput does not
increase substantially. Although the simple swap procedure achieves slightly higher throughput,
we attribute this difference to the increased computation and the nested loop structure of the
equidistant gather; we also note that the sharp decrease in speedup for P = 20 is due to a known
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Figure 6.1: Average time to permute a sorted array using each permutation algorithm on the CPU
using 1 thread.
non-deterministic performance issue specifically for P = 20 on the CPU platform used. In our
B-tree cycle-leader implementation, the equidistant gather on chunks of elements is performed in
parallel at depth 0 of the recursion tree for P ≥ 2 and additionally at depth 1 of the recursion tree
for P ≥ B + 1 = 9; hence explaining the plateaus of speedups observed in Figure 6.3 at P = 5
and P = 9. Therefore, we conclude that the bottleneck of the B-tree cycle-leader approach is the
throughput of swapping chunks of elements.
We compare the performance of each layout on a batch of search queries. Since each layout
has benefits and drawbacks in terms of memory access patterns, we expect the more cache-efficient
layouts, such as vEB and B-tree layouts, to provide better query performance. Figure 6.5 shows
the average time to sequentially perform Q = 106 queries vs. the input size (N). As a baseline, we
include results for a binary search performed on the un-permuted sorted array. Unsurprisingly, the
binary search performs the worst due to the lack of locality in memory access patterns. We include
results for the BST layout querying both with and without explicit “prefetching,” an optimization
that was observed to improve BST query performance significantly in [23]. This observation is
corroborated by our results with roughly a 2x improvement due to the use of prefetching. Never-
theless, the B-tree layout provides the best overall performance across the board. In spite of good
locality, the vEB layout is on average 36.5% slower than the B-tree layout due to the more costly
index computations.
An important practical question is: For how many queries is permutation worthwhile when
compared to a no-permutation binary search approach? To answer this question, for each layout
we measured the total runtime of permuting (using the fastest algorithm as previously determined)
a sorted array of N elements, and then performing Q queries on the resulting layout. Figure 6.6
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Figure 6.2: Average time to permute a sorted array using each permutation algorithm on the CPU
using 20 threads.
(resp. 6.7) shows sequential (parallel) results vs. the number of queries (Q), for an input size of
N = 229. Sequentially, the B-tree layout provides the highest overall performance, with both fast
query and permutation times. In parallel, however, the lower cost of vEB permutation offsets its
increased permutation overhead. These results indicate that sequentially the cost of permuting to
BST, B-tree, and vEB layouts is offset by the query runtime when Q ≥ 64M (12% of N), Q ≥ 8M
(1.5% of N), and Q ≥ 4M (0.75% of N), respectively. In parallel, permuting into BST, B-tree, and
vEB layouts is beneficial when Q ≥ 32M (6% of N), Q ≥ 15M (2.8% of N), and Q ≥ 5M (0.93%
of N).
6.0.3 GPU Results
Graphics Processing Units (GPUs) are many-core architectures that are designed to provide high
computational throughput, but designing algorithms and implementations that can approach peak
performance is known to be challenging. Two key features of the GPU architecture make it com-
pelling for this work: (i) GPUs have a relatively small memory (up to 16GB), making the in-place
feature of our permutation algorithms crucial; and (ii) GPUs have high memory throughput and
many compute cores, making them effective for a large number of independent search queries. We
also note that the cache line size for most modern GPUs is 128 bytes, i.e., larger than most CPUs.
Thus, we employ B = 32 for our B-tree experiments hereafter. For more details on modern GPU
architectures we refer interested readers to [26].
We developed GPU implementations of each of our permutation algorithms using standard good
practices for writing fast GPU code [26]. While each of our algorithms provide a high degree of
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Figure 6.3: Speedup of the fastest permutation algorithm for each layout on the CPU.
parallelism, synchronization and communication overheads can significantly degrade GPU perfor-
mance. For this reason, we assign each thread to a query and have threads execute independently
of each other.
Figure 6.8 plots the average permutation time vs. input size (N) and shows that the B-tree
cycle-leader algorithm is the fastest, with the BST involution algorithm also providing good per-
formance. Unlike our CPU, our GPU provides a hardware bit-reversal operation, allowing us to
perform TREV2(N) in O(1) time. This is reflected in the performance results, where we see BST
involutions performing well while B-tree involutions perform poorly. Interestingly, the vEB cycle-
leader algorithm, which was the fastest algorithm on the CPU, performs significantly worse on the
GPU. We attribute this slowdown to the fact that this algorithm uses recursion, which is known
to cause performance degradation on GPUs. Developing an iterative version for the GPU, which
we leave for future work, may improve its performance.
Figure 6.9 shows combined permutation and searching runtime vs. the number for queries (Q),
for input size N = 229. We omit the results for the vEB layout because the high overhead of
permuting it on the GPU makes it much slower than all other approaches. As in Figure 6.6 and
Figure 6.7 for the CPU, we include the binary search as a baseline. The permutation overhead for
the BST and B-tree layouts is offset by the gain in querying performance when Q ≥ 34M (12.7%
of N) and Q ≥ 15M (5.6% of N), respectively.
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Figure 6.4: Throughput of a single round of the equidistant gather on chunks of elements vs.
swapping the first half of an array with the second half.
Figure 6.5: Average time to perform 106 queries on each search tree layout on the CPU, for varying
array size (N). While explicit prefetching improves BST search time, B-tree querying still provides
the highest performance.
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Figure 6.6: Combined time of permuting and performing Q queries on an array of N = 229 elements
on the CPU for P = 1.
Figure 6.7: Combined time of permuting and performing Q queries on an array of N = 229 elements
on the CPU for P = 20.
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Figure 6.8: Average time of performing each of our permutation algorithms on the GPU. As on the
CPU, B-tree construction is fast. However, the recursion associated with vEB construction makes
it perform poorly on the GPU.
Figure 6.9: Combined time to permute and query each layout on the GPU with N = 229. Despite
the large N , few queries are needed to offset the overhead of permuting.
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CHAPTER 7
CONCLUSION
Implicit search tree layouts can improve search query performance by exploiting locality of
reference and, consequently, cache efficiency. However, given initially sorted input, permuting it
into a search tree layout requires extra space and can be costly, thereby bringing into question the
usefulness of implicit search tree layouts in memory-constrained environments and/or when few
search queries need to be performed.
In this work we present parallel in-place algorithms for permuting a sorted array into popular
search tree layouts. Our algorithms exhibit the following features which make them exceptionally
practical: 1) they operate in-place, making it possible to permute inputs that occupy all available
space; 2) they are efficient in parallel, allowing the use of many-core architectures; and 3) our
cycle-leader algorithms are I/O-efficient, resulting in implementations that effectively utilize the
cache hierarchy. We measure the performance of our algorithms on both CPU and GPU platforms,
and key results are as follows. On the CPU (resp. GPU), permuting an array of N = 229 64-bit
elements into a vEB layout (B-tree layout), and then searching for Q 64-bit queries, all in parallel,
outperforms a parallel binary search when Q ≥ 5M (Q ≥ 27M). On each platform, the number of
queries beyond which input array permutation is worthwhile is less than 1% and 6% of the input
size, respectively.
This work underscores the importance of I/O-efficient algorithms and techniques. As such, the
use of efficient memory layouts beyond searching could prove an interesting direction for future
research.
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